<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>cortex-m0+ &#8211; Sergio R. Caprile&#039;s Home Page</title>
	<atom:link href="http://www.scaprile.com/tag/cortex-m0/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.scaprile.com</link>
	<description>... the fundamental things apply, as time goes by.</description>
	<lastBuildDate>Thu, 28 Oct 2021 19:55:09 +0000</lastBuildDate>
	<language>en-US</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.8.3</generator>
	<item>
		<title>GPIO handling in ARM Cortex-M</title>
		<link>http://www.scaprile.com/2021/10/28/gpio-handling-in-arm-cortex-m/</link>
					<comments>http://www.scaprile.com/2021/10/28/gpio-handling-in-arm-cortex-m/#respond</comments>
		
		<dc:creator><![CDATA[scaprile]]></dc:creator>
		<pubDate>Thu, 28 Oct 2021 19:24:45 +0000</pubDate>
				<category><![CDATA[del ingeniero]]></category>
		<category><![CDATA[arm]]></category>
		<category><![CDATA[cortex-m0+]]></category>
		<category><![CDATA[embeddedtips]]></category>
		<category><![CDATA[single-cycle]]></category>
		<guid isPermaLink="false">http://www.scaprile.com/?p=532</guid>

					<description><![CDATA[Let&#8217;s start by analyzing what flipping an I/O port really means. The minimum number of instructions when using bit banding is three: one processor register must be a pointer to the I/O register another register will contain the value to be written an indexed write instruction performs the operation The following actions we may perform &#8230; <a href="http://www.scaprile.com/2021/10/28/gpio-handling-in-arm-cortex-m/" class="more-link">Continue reading <span class="screen-reader-text">GPIO handling in ARM Cortex-M</span></a>
<p><a href="http://www.scaprile.com/2021/10/28/gpio-handling-in-arm-cortex-m/" rel="nofollow">Source</a></p>]]></description>
		
					<wfw:commentRss>http://www.scaprile.com/2021/10/28/gpio-handling-in-arm-cortex-m/feed/</wfw:commentRss>
			<slash:comments>0</slash:comments>
		
		
			</item>
		<item>
		<title>Manejo de GPIOs en ARM Cortex-M</title>
		<link>http://www.scaprile.com/2021/09/15/manejo-de-gpios-en-arm-cortex-m/</link>
					<comments>http://www.scaprile.com/2021/09/15/manejo-de-gpios-en-arm-cortex-m/#comments</comments>
		
		<dc:creator><![CDATA[scaprile]]></dc:creator>
		<pubDate>Wed, 15 Sep 2021 19:30:32 +0000</pubDate>
				<category><![CDATA[del ingeniero]]></category>
		<category><![CDATA[arm]]></category>
		<category><![CDATA[cortex-m0+]]></category>
		<category><![CDATA[embeddedtips]]></category>
		<category><![CDATA[single-cycle]]></category>
		<guid isPermaLink="false">http://www.scaprile.com/?p=508</guid>

					<description><![CDATA[Analicemos en detalle la operatoria para mover un pin de I/O. La cantidad mínima de instrucciones mediante bit banding es de tres: un registro del micro debe apuntar al registro de I/O otro contendrá el valor a escribir una instrucción de escritura indexada efectúa la operación propiamente dicha Las operaciones siguientes que realicemos sobre el &#8230; <a href="http://www.scaprile.com/2021/09/15/manejo-de-gpios-en-arm-cortex-m/" class="more-link">Continue reading <span class="screen-reader-text">Manejo de GPIOs en ARM Cortex-M</span></a>
<p><a href="http://www.scaprile.com/2021/09/15/manejo-de-gpios-en-arm-cortex-m/" rel="nofollow">Source</a></p>]]></description>
		
					<wfw:commentRss>http://www.scaprile.com/2021/09/15/manejo-de-gpios-en-arm-cortex-m/feed/</wfw:commentRss>
			<slash:comments>1</slash:comments>
		
		
			</item>
	</channel>
</rss>
